Secured a fabrication project for the Institute of Microelectronics at the University of Macau, producing a hybrid pipelined ADC chip featuring an SAB-architecture residual amplifier filter, utilizing TSMC's ≤ 28 nm CMOS Logic HPC+ process.